<p>A charge trap memory device may include a tunnel insulating layer formed on a substrate. A charge trap layer may be formed on the tunnel insulating layer, wherein the charge trap layer is a higher-k dielectric insulating layer doped with one or more transition metals. The tunneling insulating layer may be relatively non-reactive with respect to metals in the charge trap layer. The tunneling insulating layer may also reduce or prevent metals in the charge trap layer from diffusing into the substrate.</p>