发明名称 Fabrication method for single and dual gate spacers on a semiconductor device
摘要 A fabrication method for a semiconductor device is provided. A substrate has an array area with a first gate and a peripheral area with a second gate. First and second isolation layers made of different materials are sequentially formed to cover the first gate, the second gate and the substrate. A portion of the second isolation layer is removed to form spacers on sidewalls of the first and second gates and expose the first isolation layer on a top of the first gate, a top of the second gate, and a surface of the substrate. The spacers on the first isolation layer in the array area are removed. The first isolation layer on the top of the first gate and the surface of the substrate is removed, thereby leaving a portion of the first isolation layer covering on the sidewalls of the first gate.
申请公布号 US7354837(B2) 申请公布日期 2008.04.08
申请号 US20050217369 申请日期 2005.09.02
申请人 PROMOS TECHNOLOGIES INC. 发明人 CHUNG CHAO-HSI;HU CHU-CHUN;WANG CHIH-CHENG
分类号 H01L21/336 主分类号 H01L21/336
代理机构 代理人
主权项
地址