发明名称 Data flow control for adaptive integrated circuitry
摘要 The present invention concerns data flow control in adaptive integrated circuitry which utilizes a data flow model for data processing. The present invention controls task initiation and execution based upon data consumption measured in data buffer units. In the various embodiments, when a first task of a plurality of tasks is initiated, buffer parameter is determined and a buffer count is initialized for the first task. For each iteration of the first task using a data buffer unit of input data, the buffer count is correspondingly adjusted, such as incremented or decremented. When the buffer count meets the buffer parameter requirements, the state of the first task is changed, which may including stopping the first task, and a next action is determined, such as initiating a second task. The various apparatus embodiments include a hardware task manager, a node sequencer, a programmable node, and use of a monitoring task within an adaptive execution unit.
申请公布号 US7353516(B2) 申请公布日期 2008.04.01
申请号 US20030641976 申请日期 2003.08.14
申请人 NVIDIA CORPORATION 发明人 HEIDARI-BATENI GHOBAD;SAMBHWANI SHARAD D.
分类号 G06F9/46;G06F9/00;G06F9/38;G06F9/40;G06F9/44;G06F9/50 主分类号 G06F9/46
代理机构 代理人
主权项
地址