发明名称 SYSTEM AND METHOD FOR POWER AMPLIFIER OUTPUT POWER CONTROL
摘要 <p>An architecture for detecting amplifier power is provided. The architecture includes a voltage envelope detector that receives a voltage signal and generates a voltage envelope signal. A current envelope detector receives a current signal and generates a current envelope signal. A power amplifier level controller receives the greater of the voltage envelope signal and the current envelope signal, such as by connecting the output of the voltage envelope detector and the current envelope detector at a common point and conducting the high frequency current components to ground via a capacitor. A power amplifier level control signal is then generated based on the voltage drop across the capacitor.</p>
申请公布号 WO2008030533(A2) 申请公布日期 2008.03.13
申请号 WO2007US19472 申请日期 2007.09.07
申请人 AXIOM MICRODEVICES, INC.;MAGOON, RAHUL;AOKI, ICHIRO;LYU, JOHN;KEE, SCOTT;APARICO JOO, ROBERTO 发明人 MAGOON, RAHUL;AOKI, ICHIRO;LYU, JOHN;KEE, SCOTT;APARICO JOO, ROBERTO
分类号 主分类号
代理机构 代理人
主权项
地址