发明名称 |
METHOD AND STRUCTURE FOR IMPROVING DEVICE PERFORMANCE VARIATION IN DUAL STRESS LINER TECHNOLOGY |
摘要 |
<p>A method and semiconductor structure that overcome the dual stress liner boundary problem, without significantly increasing the overall size of the integrated circuit, are provided. In accordance with the present invention, the dual stress liner boundary (36) or gap therebetween is forced to land on a neighboring dummy gate region (14). By forcing the dual stress liner boundary or gap between the liners (30, 32) to land on the dummy gate region, the large stresses associated with the dual stress liner boundary (36) or gap are transferred to the dummy gate region, not the semiconductor substrate (12). Thus, the impact of the dual stress liner boundary on the nearest neighboring FET (16) is reduced. Additionally, benefits of device variability and packing density are achieved utilizing the present invention.</p> |
申请公布号 |
WO2008025661(A1) |
申请公布日期 |
2008.03.06 |
申请号 |
WO2007EP58273 |
申请日期 |
2007.08.09 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION;IBM UNITED KINGDOM LIMITED;CHIDAMBARRAO, DURESETI;GREENE, BRIAN |
发明人 |
CHIDAMBARRAO, DURESETI;GREENE, BRIAN |
分类号 |
H01L27/088;H01L21/8234;H01L21/8238;H01L27/092 |
主分类号 |
H01L27/088 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|