摘要 |
A semiconductor integrated circuit electrostatic discharge analysis apparatus includes a resistance network generation unit generating a resistance network served as a power supply interconnect equivalent circuit in a logic cell region of a semiconductor LSI circuit based on pitch, width and a sheet resistance of a power supply interconnect; a protection network generation unit generating an electrostatic discharge protection network with pads and protection elements placed in an I/O cell region of the changing semiconductor LSI circuit, connected to the resistance network; and an analysis unit calculating an inter-pad voltage between the pads when electrostatic discharge equivalent current flows between the pads.
|