发明名称 |
Analog-to-digital converter without track-and-hold |
摘要 |
A system and method for converting an analog signal to a digital signal is provided. The analog to digital conversion is achieved without a dedicated sample-and-hold circuit. An ADC stage, preferably the front-end stage in the case of a pipeline ADC, samples the input voltage within a quantizer and within a residue generator. The sampling is performed with associated clocking signals and with switch capacitors also fulfilling the comparison with threshold voltages, within the quantizer and the generation of a residue signal within the residue generator.
|
申请公布号 |
US7339512(B2) |
申请公布日期 |
2008.03.04 |
申请号 |
US20060475721 |
申请日期 |
2006.06.27 |
申请人 |
EDGEWATER COMPUTER SYSTEMS, INC. |
发明人 |
GULATI KUSH;MUNOZ CARLOS;PULINCHERRY ANURAG;PENG MARK |
分类号 |
H03M1/12 |
主分类号 |
H03M1/12 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|