False lock protection in a delay-locked loop (DLL)

摘要

A delay-locked loop (DLL) to produce a plurality of delayed clock signals comprising combinational logic for false lock detection is provided. The combinational logic uses only a subset of the plurality of delayed clock signals to provide a forward indicator indicating a delay period (Deltat) is longer than a desired delay period. The combinational logic further provides a back indicator indicating the delay period (Deltat) is shorter than a desired delay period.