发明名称 TDMA communications apparatus
摘要 A TDMA communications apparatus is provided with a central processor and a control circuit for resetting or fine-adjusting a count value of a slot timing generating counter which generates slot timing pulses used for establishing synchronization of communication. The central processor switches the apparatus to coarse adjustment mode upon detecting RSSI level of a signal received from specific one of other stations. Then, the central processor switches the apparatus to verification mode to verify that data of individual slots are correctly received for a specific period of time and proceeds to fine adjustment mode, in which the central processor fine adjusts the count value of the slot timing generating counter so as to track the signal from the specific station using it as a tracking station.
申请公布号 US7336643(B2) 申请公布日期 2008.02.26
申请号 US20030352880 申请日期 2003.01.29
申请人 FURUNO ELECTRIC COMPANY LIMITED 发明人 HIRAOKA YASUSHI;NOBUNAGA KAZUHIKO
分类号 H04J3/00;H04J3/06;H04Q7/36 主分类号 H04J3/00
代理机构 代理人
主权项
地址