发明名称 METHOD AND APPARATUS FOR DESIGNING AN INTEGRATED CIRCUIT
摘要 Method and apparatus for designing an integrated circuit by routing connections (210) between features of a first subset of a plurality of features forming an IC layout design of the IC. Performing optical proximity correction, OPC, simulation (220) on the first subset of features and connections such that defects are identified. Routing connections between features of a second subset of the plurality of features.
申请公布号 WO2008020266(A1) 申请公布日期 2008.02.21
申请号 WO2006IB03067 申请日期 2006.08.16
申请人 FREESCALE SEMICONDUCTOR, INC.;LUCAS, KEVIN, DEAN;BOONE, ROBERT, ELLIOTT;PATTERSON, KYLE 发明人 LUCAS, KEVIN, DEAN;BOONE, ROBERT, ELLIOTT;PATTERSON, KYLE
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址