发明名称 |
CLOCK REGENERATION CIRCUIT |
摘要 |
A clock regeneration circuit for regenerating a clock signal for demodulating data from an AM data multiplex modulated signal where digitally modulated signals are multiplexed in the same frequency band as those of an amplitude-modulated signal at the same time. The carrier for an amplitude-modulated signal is extracted from an AM data multiplex modulated signal where digitally modulated signals are multiplexed in the same frequency band as those of the amplitude-modulated signal at the same time through a band-pass filter (1), and the oscillation frequency of a voltage-controlled oscillator (5) is controlled by the output of a phase comparator (3) through a loop filter (4). The oscillation output of the voltage-controlled oscillator (5) is supplied to a direct digital synthesizer (6) and the phase of the carrier extracted through the band-pass filter (1) is compared with the phase of the output of the direct digital synthesizer (6) by means of the phase comparator (3). The oscillation output of the voltage-controlled oscillator (5) is then synchronized with the carrier for the amplitude-modulated signal to produce a clock signal for demodulating data.
|
申请公布号 |
CA2291118(C) |
申请公布日期 |
2008.02.12 |
申请号 |
CA19982291118 |
申请日期 |
1998.06.10 |
申请人 |
KABUSHIKI KAISHA KENWOOD |
发明人 |
TADA, SHUNICHI;SHIRAISHI, KENICHI |
分类号 |
H04L27/22;H03J7/06;H03L7/18;H04J9/00;H04L7/06;H04L27/06 |
主分类号 |
H04L27/22 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|