发明名称 METHOD AND APPARATUS FOR PERFORMING LOW-DENSITY PARITY-CHECK (LDPC) CODE OPERATIONS USING A MULTI-LEVEL PERMUTATION
摘要 Methods and apparatus of the present invention can be used to implement a communications system wherein different devices using the same LDPC code can be implemented using different levels of parallelism. The use of a novel class of LDPC codes makes such differences in parallelism possible. Use of a factorable permuter in various embodiments of the invention make LDPC devices with different levels of parallelism in the encoder and decoder relatively easy to implement when using the codes in the class of LDPC codes discussed herein. The factorable permuter may be implemented as a controllable multi-stage switching devices which performs none, one, or multiple sequential reordering operations on a Z element vector passed between memory and a Z element vector processor, with the switching one individual vectors being controlled in accordance with the graph structure of the code being implemented.
申请公布号 US2008028272(A1) 申请公布日期 2008.01.31
申请号 US20070674147 申请日期 2007.02.13
申请人 RICHARDSON TOM 发明人 RICHARDSON TOM
分类号 H03M13/00;G06F9/46;H03M7/00;H03M13/11;H03M13/13;H03M13/27 主分类号 H03M13/00
代理机构 代理人
主权项
地址