发明名称 Transitive suppression of instruction replay
摘要 In one embodiment, a processor comprises one or more execution resources configured to execute instruction operations and a scheduler coupled to the execution resources. The scheduler is configured to maintain an ancestor tracking vector (ATV) corresponding to each given instruction operation in the scheduler, wherein the ATV identifies instruction operations which can cause the given instruction operation to replay. The scheduler is configured to set the ATV of the given instruction operation to a null value in response to the given instruction operation being dispatched to the scheduler, and is configured to create the ATV of the given instruction operation dynamically as source operands of the given instruction operation are resolved.
申请公布号 US2008028193(A1) 申请公布日期 2008.01.31
申请号 US20060496225 申请日期 2006.07.31
申请人 ADVANCED MICRO DEVICES, INC. 发明人 DHODAPKAR ASHUTOSH S.
分类号 G06F9/30 主分类号 G06F9/30
代理机构 代理人
主权项
地址