发明名称 OUTPUT MATCH TRANSISTOR
摘要 <p>A power transistor, having: a semiconductor having an electrode formed thereon, wherein the electrode comprises a plurality of interdigitated transistors each having input and output terminals; a first output blocking capacitor having a first terminal electrically coupled to the output terminals of the interdigitated transistors of the semiconductor and a second terminal electrically coupled to ground; and a second output blocking capacitor having a first terminal electrically coupled to the first terminal of the first output blocking capacitor and a second terminal electrically coupled to ground. A method for amplifying signals, the method having: forming a power transistor on a semiconductor, wherein the power transistor comprises a plurality of interdigitated transistors; shunting an output signal from the plurality of interdigitated transistors; and double-shunting an output signal from the plurality of interdigitated transistors, wherein the shunting and double-shunting generates first and second harmonic terminations at a die plane of the power transistor.</p>
申请公布号 KR100797086(B1) 申请公布日期 2008.01.22
申请号 KR20060070284 申请日期 2006.07.26
申请人 发明人
分类号 H01L29/78;H01L29/80 主分类号 H01L29/78
代理机构 代理人
主权项
地址