摘要 |
An equalizer comprising a hard decision block which feeds a FEC block and a shift register, which uses past estimates during a first iteration. The output of the FEC block is fed back to the shift register during a subsequent iteration to fully remove any inter chip interference.
|