摘要 |
A method for verifying layout interconnections includes extracting a loop circuit as a loop portion in a first circuit model. The first circuit model includes first branch interconnections included in the loop portion and second branch interconnections, first nodes, and terminals of circuit elements. The loop portion is replaced with a second node to generate a second circuit model which does not have a loop portion, based on the first circuit model. A second current value of each of the second branch interconnections is calculated, based on the second circuit model. A third circuit model of the loop portion is generated, based on the first interconnections. A first current value of each of the first branch interconnections is calculated, based on the third circuit model. The first and second current value are compared with a predetermined current value to carry out verification.
|