发明名称 METHOD FOR POLISHING INTER-METAL DIELECTRIC LAYER OF THE SEMICONDUCTOR DEVICE
摘要 A method for polishing an inter-metal dielectric layer of a semiconductor device is provided to increase a yield of the semiconductor device by improving a planarization characteristic of the inter-metal dielectric layer. A plurality of inter-metal dielectric layers(112,116,120) are formed on a front surface of a semiconductor substrate(100) on which a semiconductor element is formed. An etching residue(122) is generated by etching back the inter-metal dielectric layers. The etching residue is shifted to a low stepped part of the inter-metal dielectric layers. The etching residue is fixed on the inter-metal dielectric layer by performing an annealing process for the inter-metal dielectric layer. The inter-metal dielectric layer is etched as much as the predetermined thickness. A planarization is performed to planarize a surface of the inter-metal dielectric layer.
申请公布号 KR100791707(B1) 申请公布日期 2008.01.03
申请号 KR20060099633 申请日期 2006.10.13
申请人 DONGBU ELECTRONICS CO., LTD. 发明人 KIM, DAE YOUNG
分类号 H01L21/304 主分类号 H01L21/304
代理机构 代理人
主权项
地址