发明名称 EEPROM Having Single Gate Structure and Method of Operating the Same
摘要 An electrically erasable programmable read-only memory (EEPROM) includes an access transistor having a floating gate and source/drain regions formed at opposite sides of the floating gate in a first well, a first well tap formed in the first well, a control gate located on a second region, first impurity regions formed at both sides of the control gate in the second region, and a second well tap formed in a third region. In order to erase information stored in a memory cell, a predetermined erasing voltage is applied to the source/drain regions of the access transistor and the first well tap, a ground voltage is applied to the first impurity regions in the second region, and a voltage, which is greater than 0V and less than a junction breakdown voltage between the active area and the first wells is applied to the second well tap,
申请公布号 US2008002476(A1) 申请公布日期 2008.01.03
申请号 US20070682619 申请日期 2007.03.06
申请人 YOO SEUNG-HAN;CHANG HOON 发明人 YOO SEUNG-HAN;CHANG HOON
分类号 G11C16/04;G11C11/34;H01L29/788 主分类号 G11C16/04
代理机构 代理人
主权项
地址