发明名称 Pulse width modulation circuit
摘要 A PWM circuit includes a counter, a cycle register, a cycle detector, a pulse width register, a pulse width detector, an additional pulse width register, a voltage generator, a selector, and a voltage controller. The voltage controller controls the selector so as to add a first additional pulse at a first voltage to the end of a pulse width, based on a cycle detection signal outputted by the cycle detector, a pulse width detection signal outputted by the pulse width detector, and a set value indicating the first voltage of the first additional pulse outputted by the additional pulse register, thereby deciding a voltage outputted from the PWM circuit and a period in which the voltage is output.
申请公布号 US7315158(B1) 申请公布日期 2008.01.01
申请号 US20060494620 申请日期 2006.07.28
申请人 FUJITSU LIMITED 发明人 MATSUI SATOSHI
分类号 G05F1/40 主分类号 G05F1/40
代理机构 代理人
主权项
地址