METHOD AND DELAY CIRCUIT WITH ACCURATELY CONTROLLED DUTY CYCLE

摘要

A delay locked loop includes a storage element coupled to a data bus and produces a data synchronization signal. A phase detector receives a data clock (8) signal and the data synchronization signal and produces a delay control signal. A first delay circuit (11) produces a signal which is delayed relative to the data clock signal according to the delay control signal. A second delay circuit receiving the delayed signal produces a control signal coupled to a control input of the storage element by delaying the delayed signal an amount which causes the control signal to have a predetermined duty cycle.