SEMICONDUCTOR DUAL GUARD RING ARRANGEMENT

摘要

A semiconductor dual guard ring arrangement (100) is provided which is useful during electrostatic discharge (ESD) events as well as during normal operating conditions. In particular, an inner guard that is located closer to an active area (104) provides desirable performance during normal operating conditions, while an outer guard ring located further from the active area provides desirable performance during an ESD event.