发明名称 INTEGER REPRESENATION OF RELATIVE TIMING BETWEEN DESIRED OUTPUT SAMPLES AND CORRESPONDING INPUT SAMPLES
摘要 In general, this disclosure describes techniques for changing a sampling frequency of a digital signal. In particular, the techniques provide a more accurate way to determining a relative timing between a desired output sample and a corresponding input sample using a non-approximated integer representation of the relative timing. The relative timing between the desired output sample and corresponding input sample may be represented using a first component that identifies a latest input sample of the digital signal used to generate intermediate samples, a second component that identifies an intermediate sample, and a third component that identifies a timing difference between the desired output sample and the intermediate sample. Each of the components may be recursively updated using non-approximated integer values.
申请公布号 US2007290900(A1) 申请公布日期 2007.12.20
申请号 US20060558313 申请日期 2006.11.09
申请人 WANG SONG;CHOY EDDIE L T;GUPTA SAMIR KUMAR 发明人 WANG SONG;CHOY EDDIE L.T.;GUPTA SAMIR KUMAR
分类号 H03M7/00 主分类号 H03M7/00
代理机构 代理人
主权项
地址