发明名称
摘要 There is provided a semiconductor memory device including: a memory cell array; a plurality of sub-banks having a plurality of main amplifiers being placed to the memory cell array and being used to amplify data read from the memory cell array; a plurality of data inputting and outputting pads arranged in a wiring space placed among the sub-banks; a plurality of global input and output lines to connect the main amplifiers and the data inputting and outputting pads; and wherein the sub-banks is divided into a plurality of groups of the sub-banks and the data inputting and outputting pads is divided in a manner so as to be corresponded to the plurality of groups of the sub-banks and wherein the main amplifiers belonging to one of the groups of the sub-banks being placed far from a corresponding data inputting and outputting pads is arranged in same order as the corresponding data inputting and outputting pads, and the main amplifiers belonging to an other of the groups of the sub-banks being placed near to a corresponding data inputting and outputting pads is arranged in order symmetric to an order in which the corresponding data inputting and outputting pads is arranged and wherein its wiring is carried out so that the global input and output lines is placed in a distributed manner without being concentrated in certain places in each of the groups of the sub-banks.
申请公布号 JP4025584(B2) 申请公布日期 2007.12.19
申请号 JP20020160846 申请日期 2002.05.31
申请人 发明人
分类号 G11C11/401;G11C5/02;G11C7/10;G11C11/409;G11C11/4096 主分类号 G11C11/401
代理机构 代理人
主权项
地址