摘要 |
One or more clock generating units generating a plurality of clock signals are included and, when the clock generating operation is returned from a stop state to an operating state, the clock generating unit generates the clock signal corresponding to the phase at the time of stop. Since a status is not changed when such clock signals are used to stop or restart the operation of the verification target apparatus, operation information can continuously be acquired and recorded for a long time.
|