发明名称 Data processing device
摘要 A delay from the release of a low power consumption mode of nonvolatile memory to the restart of read operation is reduced. Nonvolatile memory which can electrically rewrite stored information has in well regions plural nonvolatile memory cell transistors having drain electrodes and source electrodes respectively coupled to bit lines and source lines and gate electrodes coupled to word lines and storing information based on a difference between threshold voltages to a word line select level in read operation, and the nonvolatile memory has a low power consumption mode. In the low power consumption mode, a second voltage lower than a circuit ground voltage and higher than a first negative voltage necessary for read operation is supplied to the well regions and word lines. When boost forming a rewriting negative voltage therein, a circuit node at a negative voltage is not the circuit ground voltage in the low power consumption mode.
申请公布号 US2007274129(A1) 申请公布日期 2007.11.29
申请号 US20070819974 申请日期 2007.06.29
申请人 发明人 TERASAWA MASAAKI;KAWAJIRI YOSHIKI;YAMAZOE TAKANORI
分类号 G11C11/34 主分类号 G11C11/34
代理机构 代理人
主权项
地址
您可能感兴趣的专利