| 摘要 |
<p>This invention relates to a memory architecture with built-in testing mechanism integrated in said memory to support very efficient built-in self-test in Random Access Memories (RAMs) with greatly reduced overhead, in terms of area and speed. A method for in-built testing of a memory architecture is also described.
</p> |
