发明名称 |
Frequency synthesizer architecture |
摘要 |
A frequency synthesizer is provided with a PLL, including a divider by N circuit and a phase generation circuit which is connected to the output of the VCO of the PLL. The phase generation circuit generates a predetermined number of phases synchronized on the frequency of the VCO and at intervals from each other equal to a time difference representative of a phase error measured by a phase comparator of the PLL. A signal generation circuit provides an intermediate signal starting from the phases, the period of which is dependent on the time difference and a first adjustment parameter. The intermediate signal is applied to the divider by N circuit. A correction circuit determines the phase error accumulated during N-1 periods of the intermediate signal and makes a correction of the intermediate signal every N periods of the intermediate signal as a function of the accumulated phase error such that the loop becomes stable.
|
申请公布号 |
US7298218(B2) |
申请公布日期 |
2007.11.20 |
申请号 |
US20050196492 |
申请日期 |
2005.08.03 |
申请人 |
STMICROELECTRONICS S.A. |
发明人 |
GHAZALI MOSTAFA;PIERRE-OLIVIER JOUFFRE |
分类号 |
H03L7/00;H03L7/081;H03L7/099;H03L7/18 |
主分类号 |
H03L7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|