摘要 |
A semiconductor memory device includes a memory configured to input/output first data and second data in parallel, the first data being all or part of a predetermined number of bits, and the second data being comprised of a number of bits necessary to correct error of the predetermined number of bits, a unit configured to supply redundancy switching information in response to an address signal supplied to the memory, and a controlling unit situated between the memory and input/output nodes, having a first path that couples a given bit of the input/output nodes to a corresponding bit of the first data of the memory and a second path that couples the given bit of the input/output nodes to a predetermined bit of the second data of the memory, and configured to select and enable one of the first path and the second path in response to the redundancy switching information.
|