| 摘要 |
Methods and apparatus for dedicated thread management in a CMP having processing units, interface blocks, and function blocks interconnected by an on-chip network. In various embodiments, thread management occurs independent of any particular processing unit allowing for fast, low-latency switching of threads without incurring the overhead associated with a software-based thread-management thread. |
