发明名称 At-speed transition fault testing with low speed scan enable
摘要 A method and/or a system of at-speed transition fault testing with low speed scan enable is disclosed. In one embodiment, a digital system includes any number of scan chains. Each scan chain may have any number of scan cells, an at-speed local scan enable signal to control a mode of operation, and any number of last transition generator cells. In addition, each last transition generator cell includes a first flip-flop with an output connected to a second flip-flop input, an input multiplexer to apply any one of a first flip-flop output data and an OR gate having a first flip-flop input based on a state of the at-speed local scan enable signal, and an OR gate having a first flip-flop output and the global scan enable signal as inputs to generate the at-speed local scan enable signal based on a state of the global scan enable signal.
申请公布号 US2007245191(A1) 申请公布日期 2007.10.18
申请号 US20060410628 申请日期 2006.04.25
申请人 RAVIKUMAR C P;AHMED NISAR 发明人 RAVIKUMAR C. P.;AHMED NISAR
分类号 G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址