| 摘要 |
An integrated circuit is provided. The integrated circuit includes a delay locked loop comprising a binary phase detector which generates a binary phase detector signal, and a decimator receiving the binary phase detector signal, wherein the decimator generates the phase difference signal.
|
