摘要 |
Techniques for performing IFFT pipelining are described. In some aspects, the pipelining is achieved with a processing system having a memory having first and second sections, an encoder configured to process data in each of the first and second memory sections, an IFFT configured to process the encoded data in the first and second memory sections, and a post-processor configured to process the IFFT processed data in the first memory section while the IFFT is processing the encoded data in the second memory section, the post processor configured to operate at a different clock speed than the encoder or the IFFT. |
申请人 |
QUALCOMM INCORPORATED;SUBRAHMANYAM, JAI N.;GANAPATHY, CHINNAPPA K.;VAN VEEN, DURK L.;BAI, JINXIA;COUSINEAU, KEVIN STUART;OH, SEOKYONG |
发明人 |
SUBRAHMANYAM, JAI N.;GANAPATHY, CHINNAPPA K.;VAN VEEN, DURK L.;BAI, JINXIA;COUSINEAU, KEVIN STUART;OH, SEOKYONG |