发明名称 Method for forming a semiconductor arrangement with gate sidewall spacers of specific dimensions
摘要 A method for forming spacers of specific dimensions on a polysilicon gate electrode protects the sidewalls of the polysilicon gate electrode during selective epitaxial growth. The spacers, whether asymmetric or symmetric, are precisely defined by using the same specific exposure tool, such as a 193 nm wavelength step and scan exposure tool, and the same pattern reticle, in both the defining of the polysilicon gate electrode pattern and the pattern spacer, while employing tight alignment specifications.
申请公布号 US7279386(B2) 申请公布日期 2007.10.09
申请号 US20040002586 申请日期 2004.12.03
申请人 ADVANCED MICRO DEVICES, INC. 发明人 KELLING MARK C.;BONSER DOUGLAS;DAKSHINA-MURTHY SRIKANTESWARA;NOMURA ASUKA
分类号 H01L21/335 主分类号 H01L21/335
代理机构 代理人
主权项
地址