发明名称 Picture processing circuit and picture processing method
摘要 According to one embodiment, an image processing circuit comprising first memory unit which stores image signal, equalizing circuit which, when there is no movement between two picture signals, outputs average signal between the both signals, second memory unit which stores the average signal, pull-down detecting circuit which outputs pull-down interpolation signal for deinterlacing process from a plurality of frames of the pull-down signals when it is determined that the picture signal is based on the pull-down signals upon receipt of the average signal, an output from the second memory unit, an output from the first memory unit, interpolation signal generating circuit which generates interpolation signal, the outputs from the first and second memory units, and noninterlaced scanning conversion circuit which generates noninterlaced signal by adding the pull-down signals to the output from the second memory unit when the picture signal is based on the pull-down signals.
申请公布号 US2007222890(A1) 申请公布日期 2007.09.27
申请号 US20070710502 申请日期 2007.02.26
申请人 MATSUBARA SHOGO;YAMAUCHI HIMIO 发明人 MATSUBARA SHOGO;YAMAUCHI HIMIO
分类号 H04N7/01 主分类号 H04N7/01
代理机构 代理人
主权项
地址