发明名称 APPARATUS AND METHOD FOR CHECKING AN ERROR RECOGNITION FUNCTIONALITY OF A MEMORY CIRCUIT
摘要 An apparatus for checking an error recognition functionality of a memory circuit, wherein the memory circuit includes a memory circuit that stores a datum and a check value circuit that executes the error recognition functionality and a monitoring circuit, wherein the memory circuit provides the datum to the check value circuit, wherein the check value circuit checks the datum provided thereto for errors and outputs an error signal if an error is present, wherein the monitoring circuit is coupled to the check value circuit and influences the check value circuit, the memory circuit or the datum provided to the check value circuit so that the check value circuit would discover an error in a check in a case of correct execution of the error recognition functionality, and outputs an alarm signal if the check value circuit does not output an error signal upon the influence of the monitoring circuit.
申请公布号 US2007226551(A1) 申请公布日期 2007.09.27
申请号 US20070622787 申请日期 2007.01.12
申请人 INFINEON TECHNOLOGIES AG 发明人 JANKE MARCUS;LAACKMANN PETER
分类号 G06F11/00 主分类号 G06F11/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利