发明名称 Apparatus and method of static timing analysis considering the within-die and die-to-die process variation
摘要 In a method and apparatus for designing semiconductor integrated circuit, a path delay information producing section produces path delay information by performing a static timing analysis based on delay information of a cell and subject circuit information. A correction table producing section calculates circuit-dependent delay variation for each combination of circuit parameter values based on variation information of an element, and stores the calculated circuit-dependent delay variation in a delay correction table. A statistical path delay producing section calculates the circuit parameters for a path based on the subject circuit information and the path delay information, obtains the corresponding circuit-dependent delay variation based on the circuit-dependent delay variation correction table, and calculates and outputs statistical path delay information based on the circuit-dependent delay variation and the corresponding path delay information. Thus, it is possible to obtain a value close to an actual path delay worst value with only a little addition of calculation time.
申请公布号 US2007226671(A1) 申请公布日期 2007.09.27
申请号 US20070723580 申请日期 2007.03.21
申请人 HIRATA AKIO 发明人 HIRATA AKIO
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址