发明名称 Calculating method, verification method, verification program and verification system for edge deviation quantity, and semiconductor device manufacturing method
摘要 A method in which a desired pattern is compared with a finish pattern to be formed on a wafer, which is predicted from a design pattern, based on a calculation of a light beam intensity, and a deviation quantity of the finish pattern from the desired pattern at each edge of the finish pattern and the desired pattern is calculated, comprising setting a reference light beam intensity for setting the desired pattern on a wafer, setting an evaluation point for comparison of the finish pattern with the desired pattern, calculating a light beam intensity at the evaluation point, calculating a differentiation value of the light beam intensity at the evaluation point, calculating an intersection of the differentiation value with the reference light beam intensity, and calculating a difference between the intersection and the evaluation point, the difference defining an edge deviation quantity of the finish pattern from the desired pattern.
申请公布号 US2007226676(A1) 申请公布日期 2007.09.27
申请号 US20070727288 申请日期 2007.03.26
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 IZUHA KYOKO;KOTANI TOSHIYA;TANAKA SATOSHI
分类号 G03F1/08;G06F17/50;G03F1/36;G03F1/68;G03F1/70;G03F7/20;H01L21/027 主分类号 G03F1/08
代理机构 代理人
主权项
地址