发明名称 Storage device and control method therefor
摘要 The conductance of a first switch circuit (T 1 ) is periodically controlled in response to an error-amplification circuit (A 1 ) whereby electric power, stored in an inductance circuit (L 1 ) from INPUT VOLTAGE VIN, is released, through a rectifier circuit (D 1 ), to a memory cell array ( 11 ) for providing BIAS VOLTAGE VPP stepped up to a set voltage value. At this time, a voltage regulating section ( 13 ) acts on the error-amplification circuit (A 1 ) of the stepped up voltage supplying section ( 12 ) in response to LOCATIONAL INFORMATION AD about a memory cell as a voltage application target of BIAS VOLTAGE VPP and COUNTER INFORMATION COUNT, and directly regulates the voltage value of BIAS VOLTAGE VPP. Even for large storage capacity devices, it is possible to supply a bias voltage stepped up with a sufficient supply capability to the memory cell array ( 11 ). It is also possible to supply an optimum stepped up bias voltage by regulation of the set voltage depending on the position of a target memory cell, regardless of the number of target memory cells and their position.
申请公布号 US7274602(B2) 申请公布日期 2007.09.25
申请号 US20060443770 申请日期 2006.05.30
申请人 SPANSION LLC 发明人 ARAKAWA HIDEKI
分类号 G11C7/00 主分类号 G11C7/00
代理机构 代理人
主权项
地址