发明名称 Test apparatus, phase adjusting method and memory controller
摘要 An inventive test apparatus has a timing comparator for obtaining an output value of an output signal outputted from a memory-under-test with timing of a strobe signal, a logical comparator for comparing the output value obtained by the timing comparator with an expected value and for outputting a comparison result and a phase adjustment control circuit for adjusting the timing of the strobe signal based on the comparison result outputted from the logical comparator. The inventive test apparatus further includes a first variable delay circuit for delaying and supplying the strobe signal to the timing comparator and the phase adjustment control circuit sets the delay effected by the first variable delay circuit based on the comparison result outputted from the logical comparator.
申请公布号 US7266738(B2) 申请公布日期 2007.09.04
申请号 US20050180895 申请日期 2005.07.13
申请人 ADVANTEST CORPORATION 发明人 SATO SHINYA
分类号 G11C29/00;G11C29/56 主分类号 G11C29/00
代理机构 代理人
主权项
地址