| 摘要 |
A data processing circuit contains an instruction execution circuit (12b) that has an instruction set that comprises a SIMD instruction. The instruction execution circuit comprises a plurality of arithmetic circuits (26a-d), arranged to perform N respective identical operations in parallel in response to the SIMD instruction. The SIMD instruction defines selects a first one and a second one of the registers. The SIMD instruction defines a first and second series of N respective SIMD instruction operands of the SIMD instruction from the addressed registers. Each arithmetic circuit (26a,b) receives a respective first operand and a respective second operand from the first and second series respectively, when executing the SIMD instruction. The instruction execution circuit (12b) is arranged for selecting the first and second series so that they partially overlap. Preferably, the position of the operands of at least one the series is under program control, preferably under control of operand data. Preferably the program control selects the start of a series with respect to the start of the first register, the series running on into the second register if the series does not start at the start of the first register. |
