| 摘要 |
<P>PROBLEM TO BE SOLVED: To provide a specialized processing block for a programmable logic device. <P>SOLUTION: The specialized processing block for the programmable logic device incorporates a fundamental processing unit that performs a sum of two multiplications, adding the partial products of both multiplications, without computing the individual multiplications. Such fundamental processing units consume less area than conventional separate multipliers and adders. The specialized processing block, further, has input and output stages, as well as a loopback function, to allow the block to be configured for various digital signal processing operations. <P>COPYRIGHT: (C)2007,JPO&INPIT |
