摘要 |
A semiconductor device having hierarchized bit lines including an upper-layer bit line and a lower-layer bit line, includes at least one memory cell array to which the lower-layer bit line is connected and a selection transfer gate having an NMOS switching transistor and a PMOS switching transistor to connect the lower-layer bit line to the upper-layer bit line. The NMOS switching transistor and the PMOS switching transistor of the selection transfer gate are arranged opposite to each other in a column direction to sandwich the memory cell array.
|