发明名称 Fully-buffered dimm modules topology and use of a buffer device between two consecutive modules
摘要 <p>The arrangement has an intermediate advanced memory buffer (AMB) amplifier component (25) placed on a connection line (30) connecting memory modules (2) to a memory controller (1), for re-amplifying the line between consecutive fully buffered dual in-line memory module (FBD) memory modules (21, 22) of the line. The modules (21, 22) with respective AMB type components (210, 220) are connected by the component (25) connecting a motherboard (3) to an auxiliary memory card. The modules (2) are connected to respective FBD channels in the auxiliary card by FBD connectors (200) via a daisy chain. An independent claim is also included for a connection interface for connecting a motherboard comprising a processor to an auxiliary memory card.</p>
申请公布号 EP1818834(A1) 申请公布日期 2007.08.15
申请号 EP20070290023 申请日期 2007.01.09
申请人 BULL S.A.S. 发明人 PAIRAULT, JEAN-JACQUES
分类号 G06F13/40 主分类号 G06F13/40
代理机构 代理人
主权项
地址