发明名称 |
Finite impulse response filter and digital signal receiving apparatus |
摘要 |
An A/D conversion section performs oversampling on an analog signal at a rate M times a symbol rate to convert the analog signal into a digital signal. A FIR filtering section has two delay-element sequences, each with a plurality of delay elements. The two delay-element sequences have different delay directions, i.e., a forward direction and a reverse direction. The delay directions can be switched, and according to a finite impulse response train having such delay-element sequences, a convolutional calculation is performed. A phase determining section determines a phase used in making a decision in a decision section. The decision section makes a decision on a filtered signal using the phase determined in the phase determining section to generate bit data. A digital signal receiving apparatus is thus achieved which determines a phase with a high accuracy without increasing the oversampling number, and performs a fast calculation while having a reduced circuitry scale.
|
申请公布号 |
US7254598(B2) |
申请公布日期 |
2007.08.07 |
申请号 |
US20030475090 |
申请日期 |
2003.10.24 |
申请人 |
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. |
发明人 |
YOMO HIDEKUNI;KUNIEDA YOSHINORI;YAMAMOTO YUURI |
分类号 |
G06F17/10;H03H17/02;H03H17/06;H04L27/00;H04L27/22;H04L27/38 |
主分类号 |
G06F17/10 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|