发明名称 Nor flash memory and erase method thereof
摘要 A NOR flash memory includes a plurality of main cells, a plurality of main word lines, a plurality of dummy cells, and a plurality of dummy word lines. The main cells are electrically connected to a bit line and are arranged in a pattern. The main word lines are each electrically connected to a respective one of the main word lines. The dummy cells are electrically connected to the bit line and located adjacent to outermost ones of the main cells. The dummy word lines are each electrically connected to a respective one of the dummy cells. At least some of the dummy word lines form a first group that is supplied with a first erase voltage and at least some other ones of the dummy word lines form a second group that is supplied with a second erase voltage that is different from the first erase voltage.
申请公布号 US2007171728(A1) 申请公布日期 2007.07.26
申请号 US20060602004 申请日期 2006.11.20
申请人 CHO JI-HO 发明人 CHO JI-HO
分类号 G11C11/34;G11C16/04;G11C16/06 主分类号 G11C11/34
代理机构 代理人
主权项
地址
您可能感兴趣的专利