发明名称 METHOD OF MANUFACTURING MULTILAYER WIRING BOARD
摘要 PROBLEM TO BE SOLVED: To provide a method of manufacturing a multilayer wiring board, by which an adhesion between an insulating layer and a conductor circuit in the multilayer wiring board to carry out a face-down packaging of a semiconductor chip can be improved, a peeling between the conductor circuit and the insulating layer during a processing process can be reduced, and a fine wiring can be formed. SOLUTION: The method of manufacturing the multilayer wiring board comprises the steps of: forming the insulating layer including a porosity inorganic filler on a front surface of a circuit board composed of an insulating substrate in which the conductor circuit is formed; and exposing the porosity inorganic filler on a front surface of the insulating layer by oxidizing roughening liquid. COPYRIGHT: (C)2007,JPO&INPIT
申请公布号 JP2007189216(A) 申请公布日期 2007.07.26
申请号 JP20060337450 申请日期 2006.12.14
申请人 SUMITOMO BAKELITE CO LTD 发明人 MEURA TORU;ISHIBASHI KATSUYUKI
分类号 H05K3/46;H01L23/12 主分类号 H05K3/46
代理机构 代理人
主权项
地址
您可能感兴趣的专利