发明名称 Race avoidance in disk head read circuit
摘要 A read circuit for providing multi-bit disk data to a disk controller in correspondence to analog data from a disk head, includes a low frequency clock generator whose phase is adjustable in response to a detection of the synchronization marker in the analog disk data. A high frequency clock is phase-locked to the output of the disk head, and synchronizes operation of an A/D converter and a bit detector which produces a verified single-bit based on the A/D output. A serial-to-parallel converter converts the single bit output from the bit detector to a parallel output, and the parallel output is latched to multi-bit disk data for use by the disk controller in accordance with a low frequency clock. The low frequency clock is generated by a clock generator from the high frequency clock with a phase that is adjustable in response to the synchronization mark detector.
申请公布号 US7245446(B1) 申请公布日期 2007.07.17
申请号 US20010035401 申请日期 2001.12.28
申请人 MARVELL INTERNATIONAL LTD. 发明人 LAM YAT
分类号 G11B5/09;G11B5/012;G11B20/14;G11B27/30;H03L7/06 主分类号 G11B5/09
代理机构 代理人
主权项
地址