摘要 |
A method for manufacturing a flash memory cell with a floating gate and a control gate having an increased coupling ratio due to an increase in gate capacitance. The gate size is increased by reducing a groove width in a photoresist pattern used to define the gate region. The groove width is reduced by employing a slope-etching process to form the photoresist pattern.
|