| 摘要 |
A device and a method for accessing between sub-systems in a multi-core system are provided to enable one core to efficiently access another sub-system in the multi-core system. A system controller(34) controls a clock of both sub-systems(31,32) and outputs a signal indicating whether each sub-system is a standby mode or not. A bus bridge(33) interfaces a bus between the sub-systems, and outputs the signal indicating a ready state according to the signal of the system controller if an access trial is performed between the sub-systems. The bus bridge includes multiplexers(331a,331b) selectively outputting the signal indicating the ready state or an error response by a selection signal of the system controller. The bus of both sub-systems is an AHB(Advanced High-performance Bus) and the bridge is an AHB2AHB bus bridge.
|
