发明名称 |
DUAL STRESS MEMORY TECHNIQUE METHOD AND RELATED STRUCTURE |
摘要 |
<p>A method for providing a dual stress memory technique in a semiconductor device (100) including an nFET (104, 204) and a pFET (106, 206) and a related structure are disclosed. One embodiment of the method includes forming a tensile stress layer (120) over the nFET (104) and a compressive stress layer (122) over the pFET (106), annealing to memorize stress in the semiconductor device and removing the stress layers. The compressive stress layer may include a high stress silicon nitride deposited using a high density plasma (HDP) deposition method. The annealing step may include using a temperature of approximately 400-1200 [err]C. The high stress compressive silicon nitride and/or the anneal temperatures ensure that the compressive stress memorization is retained in the pFET.</p> |
申请公布号 |
SG132607(A1) |
申请公布日期 |
2007.06.28 |
申请号 |
SG20060077119 |
申请日期 |
2006.11.08 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION;CHARTERED SEMICONDUCTOR MANUFACTURING LTD;SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
FANG SUNFEI;KIM JUN JUNG;LUO ZHIJIONG;NG HUNG Y;ROVEDO NIVO;TEH YOUNG WAY |
分类号 |
|
主分类号 |
|
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|